

Product Overview

NSE11409-Q1 is a 90mΩ low-side switch with 41V clamp voltage for automotive applications. It's designed for driving resistive or inductive loads with one side connected to the battery. Internal 41V clamp circuit protects device from surge energy when fast demagnetization at turn-off.

With internal output current limitation, the device is protected in overload condition. Built-in thermal shutdown protects the chip from over-temperature and short-circuit. A thermal swing mechanism is built to limit dissipated power to decelerate power accumulation. Thermal shutdown, with automatic restart, allows the devices to recover normal operation as soon as a fault condition disappears.

An internal diagnose function is built to indicate any faults when thermal shutdown and open-drain conditions through an open-drain status output pin. This device operates in ambient temperatures from -40°C to 125°C.

Key Features

- AEC-Q100 qualified
- Drain current: 8A
- 41V overvoltage clamp
- Thermal shutdown protection
- Thermal swing protection
- Fault diagnostic block
 - Thermal shutdown diagnosis
 - Open-drain diagnosis
- Very low standby current
- Very low electromagnetic susceptibility
- ESD protection


Applications

- Automotive Relays
- Solenoids
- Valves
- Lighting

Device Information

Part Number	Package	Body Size
NSE11409-Q1	SO-8	4.9mm x 3.9mm
	SOT223	6.48mm x 3.38mm

Typical Application



INDEX

1. PIN CONFIGURATION AND FUNCTIONS.....	3
2. ABSOLUTE MAXIMUM RATINGS.....	3
3. THERMAL INFORMATION.....	4
4. SPECIFICATIONS.....	4
4.1. ELECTRICAL CHARACTERISTICS.....	4
4.2. TYPICAL PERFORMANCE CHARACTERISTICS.....	6
4.2.1. <i>True table</i>	6
5. APPLICATION INFORMATION.....	6
5.1. MCU I/O PROTECTION.....	7
5.2. THE VALUE OF STATUS PULL UP RESISTOR.....	8
6. PACKAGE INFORMATION.....	9
6.1. SO-8.....	9
7. REVISION HISTORY.....	10

1. Pin Configuration and Functions




Table 1 SO-8 Pin Configuration and Description

PIN NO.	SYMBOL	FUNCTION
1	VDD	Power supply pin.
2	IN	CMOS compatible, voltage controlled input pin.
3	STAT	Open drain digital diagnostic pin.
4	NC	Not connect.
5, 8	DRAIN	PowerMOS drain.
6, 7	SOURCE	PowerMOS source.




Table 2 SOT223 Pin Configuration and Description

PIN NO.	SYMBOL	FUNCTION
1	IN	CMOS compatible, voltage controlled input pin.
2, 4	DRAIN	PowerMOS drain.
3	SOURCE	PowerMOS source.

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit
------------	--------	-----	-----	-----	------

Parameters	Symbol	Min	Typ	Max	Unit
Drain-to-Source Voltage	V_{DS}			Internally clamped	V
DC Drain Current	I_D			Thermal limited	A
Reverse DC drain current	$-I_D$			12.5	A
VDD Pin Current	I_{VDD}	-1		10	mA
INPUT Pin Current	I_{IN}	-1		10	mA
STATUS Pin Current	I_{STAT}	-1		10	mA
Junction Temperature	T_J	-40		150	°C
Storage Temperature	T_{stg}	-55		150	°C
Electrostatic discharge, Human-body model	HBM	-2000		2000	V
Electrostatic discharge, Charged-device model	CDM	-750		750	V

3. Thermal Information

Parameters	Symbol	SO-8	SOT223	Unit
IC Junction-to-ambient Thermal Resistance	θ_{JA}	99	145	°C/W

4. Specifications

4.1. Electrical Characteristics

(VDD = VIN = 4.5 V to 5.5 V, Tj = -40°C to 150°C. Unless otherwise noted.)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power MOSFET						
ON-state resistance	R_{ON}			90	mΩ	$I_D = 1.6\text{ A}; T_J = 25^\circ\text{C}; V_{DD} = V_{IN} = 5\text{ V}$
				180	mΩ	$I_D = 1.6\text{ A}; T_J = 150^\circ\text{C}; V_{DD} = V_{IN} = 5\text{ V}$
Drain-source clamp voltage	V_{CLAMP}	46	51	56	V	$V_{IN} = 0\text{ V}, I_D = 1.6\text{ A}$
Drain-source clamp threshold voltage	V_{CLTH}	40			V	$V_{IN} = 0\text{ V}, I_D = 2\text{ mA}$
OFF-state output current	I_{DSS}	0		3	μA	$V_{IN} = 0\text{ V}; V_{DS} = 13\text{ V}; T_J = 25^\circ\text{C}$
		0		5	μA	$V_{IN} = 0\text{ V}; V_{DS} = 13\text{ V}; T_J = 125^\circ\text{C}$
Bode diode forward voltage	V_{BD}		0.8		V	$I_D = 1.6\text{ A}; V_{IN} = 0\text{ V}$
VDD						
Operating supply voltage	V_S	3.5	5	5.5	V	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Operating supply current	I _S		10	25	μA	OFF-state; T _j = 25°C; V _{IN} = V _{DS} = 0 V;
			25	65		ON-state; V _{IN} = 5 V; V _{DS} = 0 V
Supply clamp voltage	V _{SCL}	5.5		7	V	ISCL = 1 mA
			-0.7			ISCL = -1 mA
Logic Input						
Low-level input voltage	V _{IL}			0.9	V	
Low-level input current	I _{IL}	1			μA	V _{IN} = 0.9V
High-level input voltage	V _{IH}	2.1			V	
High-level input current	I _{IH}			10	μA	V _{IN} = 2.1V
Input hysteresis voltage	V _{I(hyst)}	0.13			V	
Input clamp voltage	V _{ICL}	5.5		7		I _{IIN} = 1 mA
			-0.7			I _{IIN} = -1 mA
Status indicator						
Status low output voltage	V _{STAT}			0.5	V	I _{STAT} = 1 mA
Status leakage current	I _{LSTAT}			10	μA	V _{STAT} = 5 V
Status pin input capacitance	C _{STAT}			100	pF	V _{STAT} = 5 V
Status clamp voltage	V _{STCT}	5.5		7	V	I _{STAT} = 1 mA
			-0.7			I _{STAT} = -1 mA
Open load detection						
Open load OFF-state voltage detection threshold	V _{OI}	1.1	1.2	1.3	V	V _{IN} = 0 V
Delay between INPUT falling edge and STATUS falling edge in open load condition	t _{d(STAT)}		425		μs	I _{OOUT} = 0 A
Switching characteristics (V_{supply} = V_{IN} = 3.5V to 5.5 V, See Figure 6 for Switching timing characteristics)						
Turn-on delay time	t _{d(ON)}		8		μs	R _L = 8.2 Ω, V _{CC} = 13 V
Turn-off delay time	t _{d(OFF)}		18		μs	R _L = 8.2 Ω, V _{CC} = 13 V
Rise time	t _r		10		μs	R _L = 8.2 Ω, V _{CC} = 13 V
Fall time	t _f		10		μs	R _L = 8.2 Ω, V _{CC} = 13 V
Switching energy losses at turn-on	W _{ON}		57		μJ	R _L = 8.2 Ω, V _{CC} = 13 V



Parameters	Symbol	Min	Typ	Max	Unit	Comments
Switching energy losses at turn-off	W_{OFF}		55		uJ	$R_L = 8.2 \Omega, V_{CC} = 13 V$
Protection and diagnostics						
DC short-circuit current	I_{limH}	5.5	8	10.5	A	$V_{DS} = 13 V, V_S = V_{IN} = 5V$
Step response current limit	t_{dimL}		44		μs	$V_{DS} = 13 V, V_{IN} = 5V$
Shutdown temperature	TTSD	150	175	200	$^{\circ}C$	
Reset temperature	TR	$T_{RS} + 1$	$T_{RS} + 5$		$^{\circ}C$	
Thermal reset of STATUS	TRS	135			$^{\circ}C$	
Thermal hysteresis (TTSD - TR)	THYST		7		$^{\circ}C$	

4.2. Typical Performance Characteristics

4.2.1. True table

Conditions	Input	Drain	Status
Normal operation	L	H	H
	H	L	H
Current limitation	L	H	H
	H	X	H
Over-temperature limitation	L	H	H
	H	H	L
VDD under-voltage	L	H	X
	H	H	X
Open-drain detection	L	L	L
	H	L	H

5. Application Information



5.1. MCU I/O protection

NSE11409 has Zener diodes inside for ESD protection and the intrinsic NPN parasitic bipolar, so that resistors for protection are necessary in series with the digital inputs to limit the current to protect MCU I/Os during transient and reverse battery conditions.

The value of resistors for protection can be calculated by the formula as shown below:

$$\frac{V_{ICL}}{I_{latchup}} \leq R_{prot} \leq \frac{V_{MCU_OUT} - V_{IH}}{I_{IH\ max}}$$

Where V_{ICL} is reverse clamp voltage of NSE11409, $I_{latchup}$ is the MCU I/O latch up current, V_{MCU_OUT} is the output voltage of MCU I/O, V_{IH} is the High-level input voltage of NSE11409, I_{IH} is the high level input current.

Let:

$I_{latchup} \geq 20\text{mA}$; $V_{MCU_OUT} \geq 4.5\text{V}$, so $35\Omega \leq R_{prot} \leq 100\text{k}\Omega$, the recommended value is $1\text{k}\Omega$. The supply resistor is the same.

5.2. The value of STATUS pull up resistor

Because the STATUS pin is open drain output, a pull up resistor is needed to fix the high voltage during normal operation. When the fault occurs, the voltage level of STATUS is pulled down by the internal MOSFET on. The value of pull up resistor can be calculated by the formula as shown below:

$$\left(\frac{V_{pull-up}}{V_{OL}} - 1\right) \bullet R_{on} < R_{pull-up} < \frac{V_{pull-up} - V_{OH}}{I_{leak}}$$

Where V_{pullup} is the minimum of pull-up supply, V_{OL} is the maximum of MCU logic low, R_{on} is the on resistance of the MOSFET of STATUS pin, V_{OH} is the minimum of MCU logic high, I_{leak} is the maximum leakage current of STATUS pin.

Let:

$V_{pullup} = 4.5\text{V}$; $R_{on} = V_{STAT}/I_{STAT} = 500\Omega$, $V_{OL} = 0.9\text{V}$; $V_{OH} = 2.1\text{V}$; $I_{leak} = 10\mu\text{A}$, so $2\text{k}\Omega \leq R_{pullup} \leq 240\text{k}\Omega$.

7. Revision history

Revision	Description	Date
0V1	Initial version	2021/08
0V2	Some updates and add true table	2021/09
0V3	Add application information	2021/12

DRAFT DRAFT